Verilog (Q1091358): Difference between revisions
Jump to navigation
Jump to search
(Created a new Item: Document Verilog added by Lapacz) |
(Changed label, description and/or aliases in en, pl, and other parts: Updating entity Verilog with Lapacz) |
||
aliases / en / 0 | aliases / en / 0 | ||
System Verilog | |||
aliases / en / 1 | aliases / en / 1 | ||
Verilog Hardware Description Language | |||
aliases / en / 2 | aliases / en / 2 | ||
Verilog HDL | |||
aliases / pl / 0 | aliases / pl / 0 | ||
System Verilog | |||
aliases / pl / 1 | aliases / pl / 1 | ||
Verilog Hardware Description Language | |||
aliases / pl / 2 | aliases / pl / 2 | ||
Verilog HDL | |||
Property / Version | |||
Mousesack | |||
Property / Version: Mousesack / rank | |||
Normal rank |
Revision as of 00:21, 22 September 2023
No description defined
- System Verilog
- Verilog Hardware Description Language
- Verilog HDL
Language | Label | Description | Also known as |
---|---|---|---|
English | Verilog |
No description defined |
|
Statements
Mousesack
0 references